

PRAHA (SRI)

CPU : Intel Merom (800MHz)
Chip Set : RS600ME & SB600
Remarks : Mobility Platform

Model Name : PRAHA
PBA Name : MAIN
PCB Code : TPT : BA41-00791A
GCE : BA41-00792A
NAN : BA41-00811A
Dev. Step : MP1.0 (8-Layer)
Revision : 1.0
T.R. Date : 2007.07.02

DRAW	CHECK	APPROVAL


Owner : SEC Mobile R & D Signature : X

Table of Contents

Sheet 1. COVER
Sheet 2-6. DIAGRAM (Block/Power) & ANNOTATIONS
Sheet 7. CLOCK GENERATOR
Sheet 8-10. Merom 800
Sheet 11. THERMAL SENSOR / FAN CONTROL
Sheet 12-16. RS600ME
Sheet17. DDR II SODIMM
Sheet18. DDR II TERMINATION
Sheet19-22. SB600
Sheet23. SB600 STRAPS
Sheet24. SPI ROM & DEBUG CARD CONN
Sheet25. LCD
Sheet26. CRT
Sheet27. EXPRESS CARD
Sheet28. 2 IN 1
Sheet29. MINICARD
Sheet30-32. AUDIO
Sheet33. HDD(SATA) & ODD(IDE)
Sheet34. MICOM
Sheet35. LOM WITH COMBO
Sheet36. USB & MDC
Sheet37. LED & BLUETOOTH & TOUCHPAD & KEYBOARD & LID S/W
Sheet38. CHARGER
Sheet39. P3.3V_AUX & P5.0V_AUX
Sheet40. P1.2V & P1.2V_AUX & VCCP
Sheet41. DDR2 POWER
Sheet42. CPU VRM
Sheet43. P1.5V POWER & SWITCHED POWER & MICOM RESET
Sheet44. ICT PORT
Sheet45. POWER DRAW & MOUNT HOLE
Sheet46-48. TP


USE ICT PORT

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP			ELECTRONICS
APPROVAL	SJ PARK	REV	1.0		COVER	PART NO. BA41-00791A
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	1	OF 47





DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	MAIN		
APPROVAL	SJ PARK	REV	1.0	OPERATION BLOCK DIAGRAM	PART NO. BA41-00791A	
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	2 OF 47	

Power Diagram



POWER SEQUENCE Rev. 0.1





DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	CLOCK DIAGRAM		
APPROVAL	SJ PARK	REV	1.0			
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	5	OF 47

PCI Devices

Devices	IDSEL#	REQ/GNT#	Interrupts
USB	AD30(internal)		
Hub to PCI	AD31(internal)		
LPC bridge/IDE/AC97/SMBUS	AD31(internal)		
Internal MAC	AD31(internal)		
AC Link	AD31(internal)		

Crystal / Oscillator

TYPE	FREQUENCY	DEVICE	USAGE
Crystal	32.768KHz	SB600	Real Time Clock
Crystal	25MHz	SB600	SATA
Crystal	10MHz	MICOM	H8S-2110B
Crystal	14.318MHz	CLOCK-Generator	CK-410M
Crystal	25MHz	LAN	LOM
Crystal	12MHz	2-in-1	2-in-1 (SD/MMC)

Voltage Rails

VCC	Primary DC system power supply (7 to 21V)
VCC CORE	Core voltage for YONAH (0–1.5V)
VCCP	YONAH Processor System Bus(PSB) Termination (1.05V)
P0.9V	0.9V switched power rail (off in S3-S5)
P1.2V	1.2V switched power rail (off in S3-S5)
P1.5V	1.5V switched power rail (off in S3-S5)
P1.5V_AUX	1.5V power rail (off in S4-S5)
P1.8V	1.8V switched power rail (off in S3-S5)
P1.8V_AUX	1.8V power rail (off in S4-S5)
P1.8V_ALWS	1.8V power rail (Always On)
P2.5V_LAN	2.5V power rail (off in S4-S5)
MICOM_P3.3V	3.3V always on power rail for MICOM
P3.3V	3.3V switched power rail (off in S3-S5)
P3.3V_AUX	3.3V power rail (off in S4-S5)
P5V	5.0V switched power rail (off in S3-S5)
P5V_AUX	5.0V power rail (off in S4-S5)
P5.0V_ALWS	5.0V power rail (Always On)
P12V_ALWS	12V power rail (Always On)

I²C / SMB Address

Devices	Address	Hex	Bus
SB600	Master	-	SMBUS Master
SODIMM0	1010 0100	A4h	-
SODIMM1	1010 0110	A6h	-
CK-410 (Clock Generator)	1101 001x	D2h	Clock, Unused Clock Output Disable

USB PORT Assign

PORT NUMBER	ASSIGNED TO
0	Left side USB Port
1	USB Express Card
4	2-in-1 Memory Card
5	Bluetooth
8, 9	Rear side USB Port

System Power States

CHP3_SLPS1*	S1, Powered-On Suspend(POS) : In this state, all clocks(except the 32.768KHz clock) are stopped. The system context is maintained in system DRAM. Power is maintained to PCI, the CPU, memory controller, memory, and all other critical subsystems. Note that this state does not preclude power being removed from non-essential devices, such as disk drives. During this state, CPU can be selected for either Deep Sleep or Deeper Sleep.
CHP3_SLPS3	S3, Suspend-to-RAM(STR) : The system context is maintained in system DRAM, but power is shut off to non-critical circuits. In Deeper Sleep, CPU voltage reduced in this state to reduce the leakage power.
CHP3_SLPS4*	S4, Suspend-to-Disk(STR) : The Context of the system is maintained on the disk. All power is then shut off to the system except for the logic required to resume. Memory is retained, and refreshes continue. All clocks stop except RTC clock.
CHP3_SLPS5*	S5, Soft Off(SOFF) : System context is not maintained. All power is shut off except for the logic required to restart. A full boot is required when waking.


CPU Core Voltage Table IMVP-6

Active Mode		Active/Deeper Sleep Dual Mode Region		Deeper Sleep/Extended Deeper Sleep Dual Mode Region	
VID(6:0)	Voltage	VID(6:0)	Voltage	VID(6:0)	Voltage
0 0 0 0 0 0 0	1.5000 V	0 1 0 1 0 0 0	1.0000 V	1 0 1 0 0 0 1	0.4875 V
0 0 0 0 0 0 1	1.4875 V	0 1 0 1 0 0 1	0.9875 V	1 0 1 0 0 1 0	0.4750 V
0 0 0 0 0 1 0	1.4750 V	0 1 0 1 0 1 0	0.9750 V	1 0 1 0 0 1 1	0.4625 V
0 0 0 0 0 1 1	1.4625 V	0 1 0 1 0 1 1	0.9625 V	1 0 1 0 1 0 0	0.4500 V
0 0 0 0 1 0 0	1.4500 V	0 1 0 1 1 0 0	0.9500 V	1 0 1 0 1 0 1	0.4375 V
0 0 0 0 1 0 1	1.4375 V	0 1 0 1 1 0 1	0.9375 V	1 0 1 0 1 1 0	0.4250 V
0 0 0 0 1 1 0	1.4250 V	0 1 0 1 1 1 0	0.9250 V	1 0 1 0 1 1 1	0.4125 V
0 0 0 0 1 1 1	1.4125 V	0 1 0 1 1 1 1	0.9125 V	1 0 1 1 0 0 0	0.4000 V
0 0 0 1 0 0 0	1.4000 V	0 1 1 0 0 0 0	0.9000 V	1 0 1 1 0 0 1	0.3875 V
0 0 0 1 0 0 1	1.3875 V	0 1 1 0 0 0 1	0.8875 V	1 0 1 1 0 1 0	0.3750 V
0 0 0 1 0 1 0	1.3750 V	0 1 1 0 0 1 0	0.8750 V	1 0 1 1 0 1 1	0.3625 V
0 0 0 1 0 1 1	1.3625 V	0 1 1 0 0 1 1	0.8625 V	1 0 1 1 1 0 0	0.3500 V
0 0 0 1 1 0 0	1.3500 V	0 1 1 0 1 0 0	0.8500 V	1 0 1 1 1 0 1	0.3375 V
0 0 0 1 1 0 1	1.3375 V	0 1 1 0 1 0 1	0.8375 V	1 0 1 1 1 1 0	0.3250 V
0 0 0 1 1 1 0	1.3250 V	0 1 1 0 1 0 1	0.8250 V	1 0 1 1 1 1 1	0.3125 V
0 0 0 1 1 1 1	1.3125 V	0 1 1 0 1 1 0	0.8125 V	1 1 0 0 0 0 0	0.3000 V
0 0 1 0 0 0 0	1.3000 V	0 1 1 1 0 0 0	0.8000 V	1 1 0 0 0 0 1	0.2875 V
0 0 1 0 0 0 1	1.2875 V	0 1 1 1 0 0 1	0.7875 V	1 1 0 0 0 1 0	0.2750 V
0 0 1 0 0 1 0	1.2750 V	0 1 1 1 0 1 0	0.7750 V	1 1 0 0 0 1 1	0.2625 V
0 0 1 0 0 1 1	1.2625 V	0 1 1 1 1 0 0	0.7625 V	1 1 0 0 1 0 0	0.2500 V
0 0 1 0 1 0 0	1.2500 V	0 1 1 1 1 0 1	0.7500 V	1 1 0 0 1 0 1	0.2375 V
0 0 1 0 1 0 1	1.2375 V	0 1 1 1 1 0 1	0.7375 V	1 1 0 0 1 1 0	0.2250 V
0 0 1 0 1 1 0	1.2250 V	0 1 1 1 1 1 0	0.7250 V	1 1 0 0 1 1 1	0.2125 V
0 0 1 0 1 1 1	1.2125 V	0 1 1 1 1 1 1	0.7125 V	1 1 0 1 0 0 0	0.2000 V
0 0 1 1 0 0 0	1.2000 V	1 0 0 0 0 0 0	0.7000 V	1 1 0 1 0 0 1	0.1875 V
0 0 1 1 0 0 1	1.1875 V	1 0 0 0 0 0 1	0.6875 V	1 1 0 1 0 1 0	0.1750 V
0 0 1 1 0 1 0	1.1750 V	1 0 0 0 0 0 1	0.6750 V	1 1 0 1 0 1 1	0.1625 V
0 0 1 1 0 1 1	1.1625 V	1 0 0 0 0 1 0	0.6625 V	1 1 0 1 1 0 0	0.1500 V
0 0 1 1 0 1 0	1.1500 V	1 0 0 0 0 1 0	0.6500 V	1 1 0 1 1 0 1	0.1375 V
0 0 1 1 1 0 0	1.1375 V	1 0 0 0 0 1 0	0.6375 V	1 1 0 1 1 1 0	0.1250 V
0 0 1 1 1 1 0	1.1250 V	1 0 0 0 0 1 1	0.6250 V	1 1 0 1 1 1 1	0.1125 V
0 0 1 1 1 1 1	1.1125 V	1 0 0 0 0 1 1	0.6125 V	1 1 1 0 0 0 0	0.1000 V
0 1 0 0 0 0 0	1.1000 V	1 0 0 0 1 0 0	0.6000 V	1 1 1 0 0 0 1	0.0875 V
0 1 0 0 0 0 1	1.0875 V	1 0 0 0 1 0 1	0.5875 V	1 1 1 0 0 1 0	0.0750 V
0 1 0 0 0 1 0	1.0750 V	1 0 0 0 1 0 1	0.5750 V	1 1 1 0 0 1 1	0.0625 V
0 1 0 0 0 1 1	1.0625 V	1 0 0 0 1 1 0	0.5625 V	1 1 1 0 1 0 0	0.0500 V
0 1 0 1 0 0 0	1.0500 V	1 0 0 0 1 1 0	0.5500 V	1 1 1 0 1 0 1	0.0375 V
0 1 0 1 0 0 1	1.0375 V	1 0 0 0 1 1 0	0.5375 V	1 1 1 0 1 1 0	0.0250 V
0 1 0 1 0 1 0	1.0250 V	1 0 0 0 1 1 1	0.5250 V	1 1 1 0 1 1 1	0.0125 V
0 1 0 1 0 1 1	1.0125 V	1 0 0 0 1 1 1	0.5125 V	1 1 1 1 0 0 0	0.0000 V
		1 0 1 0 0 0 0	0.5000 V	1 1 1 1 0 0 1	0.0000 V
				1 1 1 1 0 1 0	0.0000 V
				1 1 1 1 0 1 1	0.0000 V
				1 1 1 1 1 0 0	0.0000 V
				1 1 1 1 1 0 1	0.0000 V
				1 1 1 1 1 1 0	0.0000 V
				1 1 1 1 1 1 1	0.0000 V
DPRS1PVR 0		DPRS1PVR 1		1 1 1 1 1 1 1	0.0000 V
DPRSTP* 1		DPRSTP* 0		1 1 1 1 1 1 1	0.0000 V
PSI2* 0 or 1		PSI2* 0 or 1		1 1 1 1 1 1 1	0.0000 V

***1111111*: 0V power good asserted.

*Yonah Processor (2.33 GHz / 800 MHz : TBD)

DRAW	TERM1	DATE	7/2/2007	TITLE	PRAHA (SRI)		SAMSUNG	
CHECK	HJ KIM	DEV. STEP	MP	MAIN		ELECTRONICS		
APPROVAL	SJ PARK	REV	1.0	BOARD INFORMATION		PART NO.	BA41-00791A	
MODULE CODE	LAST EDIT		July 2, 2007 11:28:38 PM			PAGE	6	OF 47




Place all te serias termination resistor as close as Clock Chip as possible

FSA, FSB, FSC of Clock chip are low threshold inputs
 $V_{ih_fs_min} = 0.7V$
 $V_{il_fs_max} = 0.35V$



CPU	FSA BSEL0	FSB BSEL1	FSC BSEL2	HOST CLK
	0	0	0	266 MHz
	0	0	1	333 MHz
	0	1	0	200 MHz
	0	1	1	400 MHz
	1	0	0	133 MHz
	1	0	1	100 MHz
	1	1	0	166 MHz
	1	1	1	RSVD

Merom 667MHz

ORAN	TERM1	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN CLOCK GENERATOR		
CHECK	HJ KIM	DEV. STEP	MP				
APPROVAL	SJ PARK	REV	1.0				
MODULE CODE	LAST EDIT		July 2, 2007 11:28:38 PM				PAGE


SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




**NOTE

CPU Bracket Hole




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN MEROM CPU (1/3)		SAMSUNG ELECTRONICS	
CHECK	HJ KIM	DEV. STEP	MP					
APPROVAL	SJ PARK	REV	1.0					
MODULE CODE	LAST EDIT		July 2, 2007 11:28:38 PM		PAGE	8	OF	47



GTLREF : Keep the Voltage divider within 0.5" of the first GTLREF0 pin with $Z_0=55\Omega$ trace. Minimize coupling of any switching signals to this net.

COMP0,2(COMP1,3) should be connected with $Z_0=27.4\text{ohm}(55\text{ohm})$ trace shorter than 1/2" to their respective Banias socket pins.

GND test points within 100mil of the VCC/VSSense at the end of the line. Route the VCC/VSSense as a $Z_0=55\text{ohm}$ traces with equal length. Observe 3:1 spacing b/w VCC/VSSense lines and 25mil away (preferred 50mil) from any other signal. And GND via 100mil away from each of the VCC/VSS test point vias.



CPU Core Voltage Table IMVP-6

Active Mode			Active/Deeper Sleep			Deeper Sleep/Extended Deeper Sleep				
Dual Mode Region			Dual Mode Region			Dual Mode Region				
VID(6.0)		Voltage	VID(6.0)		Voltage	VID(6.0)		Voltage		
0	0	0	0	0	0	1	0	0	0	1.5000 V
0	0	0	0	0	1	1	0	0	0	1.4875 V
0	0	0	0	0	1	0	1	0	0	1.4750 V
0	0	0	0	0	1	0	0	1	0	1.4625 V
0	0	0	0	0	1	0	0	0	1	1.4500 V
0	0	0	0	1	0	1	0	0	0	1.4375 V
0	0	0	0	1	0	0	1	0	0	1.4250 V
0	0	0	0	1	1	0	0	0	0	1.4125 V
0	0	0	0	1	1	1	0	0	0	1.4000 V
0	0	0	0	1	0	0	0	0	0	1.4000 V
0	0	0	1	0	0	0	0	0	0	1.3875 V
0	0	0	1	0	0	0	0	0	0	1.3875 V
0	0	0	1	0	0	0	0	0	0	1.3750 V
0	0	0	1	0	0	0	0	0	0	1.3625 V
0	0	0	1	0	0	0	0	0	0	1.3500 V
0	0	0	1	1	0	0	0	0	0	1.3375 V
0	0	0	1	1	0	0	0	0	0	1.3375 V
0	0	0	1	1	0	0	0	0	0	1.3250 V
0	0	0	1	1	0	0	0	0	0	1.3125 V
0	0	0	1	1	1	0	0	0	0	1.3125 V
0	0	1	0	0	0	0	0	0	0	1.3000 V
0	0	1	0	0	0	0	0	0	0	1.3000 V
0	0	1	0	0	0	0	0	0	0	1.2875 V
0	0	1	0	0	0	0	0	0	0	1.2875 V
0	0	1	0	0	0	0	0	0	0	1.2750 V
0	0	1	0	0	0	0	0	0	0	1.2625 V
0	0	1	0	0	0	0	0	0	0	1.2625 V
0	0	1	0	1	0	0	0	0	0	1.2500 V
0	0	1	0	1	0	0	0	0	0	1.2500 V
0	0	1	0	1	0	0	0	0	0	1.2375 V
0	0	1	0	1	0	0	0	0	0	1.2375 V
0	0	1	1	0	0	0	0	0	0	1.2250 V
0	0	1	1	0	0	0	0	0	0	1.2250 V
0	0	1	1	0	0	0	0	0	0	1.2125 V
0	0	1	1	0	0	0	0	0	0	1.2125 V
0	0	1	1	0	0	0	0	0	0	1.2000 V
0	0	1	1	0	0	0	0	0	0	1.2000 V
0	0	1	1	0	0	0	0	0	0	1.1875 V
0	0	1	1	0	0	0	0	0	0	1.1875 V
0	0	1	1	0	0	0	0	0	0	1.1750 V
0	0	1	1	0	0	0	0	0	0	1.1750 V
0	0	1	1	0	0	0	0	0	0	1.1625 V
0	0	1	1	0	0	0	0	0	0	1.1625 V
0	0	1	1	0	0	0	0	0	0	1.1500 V
0	0	1	1	1	0	0	0	0	0	1.1500 V
0	0	1	1	1	0	0	0	0	0	1.1375 V
0	0	1	1	1	0	0	0	0	0	1.1375 V
0	0	1	1	1	0	0	0	0	0	1.1250 V
0	0	1	1	1	0	0	0	0	0	1.1250 V
0	0	1	1	1	0	0	0	0	0	1.1125 V
0	0	1	1	0	0	0	0	0	0	1.1125 V
0	1	0	0	0	0	0	0	0	0	1.1000 V
0	1	0	0	0	0	0	0	0	0	1.1000 V
0	1	0	0	0	0	0	0	0	0	1.0875 V
0	1	0	0	0	0	0	0	0	0	1.0875 V
0	1	0	0	0	0	0	0	0	0	1.0750 V
0	1	0	0	0	0	0	0	0	0	1.0750 V
0	1	0	0	0	0	0	0	0	0	1.0625 V
0	1	0	0	0	0	0	0	0	0	1.0625 V
0	1	0	0	0	0	0	0	0	0	1.0500 V
0	1	0	0	0	0	0	0	0	0	1.0500 V
0	1	0	0	0	0	0	0	0	0	1.0375 V
0	1	0	0	0	0	0	0	0	0	1.0375 V
0	1	0	0	0	0	0	0	0	0	1.0250 V
0	1	0	0	0	0	0	0	0	0	1.0250 V
0	1	0	0	0	0	0	0	0	0	1.0125 V
0	1	0	0	0	0	0	0	0	0	1.0125 V
0	1	0	0	0	0	0	0	0	0	1.0000 V
0	1	0	0	0	0	0	0	0	0	1.0000 V
0	1	0	0	0	0	0	0	0	0	0.9875 V
0	1	0	0	0	0	0	0	0	0	0.9875 V
0	1	0	0	0	0	0	0	0	0	0.9750 V
0	1	0	0	0	0	0	0	0	0	0.9750 V
0	1	0	0	0	0	0	0	0	0	0.9625 V
0	1	0	0	0	0	0	0	0	0	0.9625 V
0	1	0	0	0	0	0	0	0	0	0.9500 V
0	1	0	0	0	0	0	0	0	0	0.9500 V
0	1	0	0	0	0	0	0	0	0	0.9375 V
0	1	0	0	0	0	0	0	0	0	0.9375 V
0	1	0	0	0	0	0	0	0	0	0.9250 V
0	1	0	0	0	0	0	0	0	0	0.9250 V
0	1	0	0	0	0	0	0	0	0	0.9125 V
0	1	0	0	0	0	0	0	0	0	0.9125 V
0	1	0	0	0	0	0	0	0	0	0.9000 V
0	1	0	0	0	0	0	0	0	0	0.9000 V
0	1	0	0	0	0	0	0	0	0	0.8875 V
0	1	0	0	0	0	0	0	0	0	0.8875 V
0	1	0	0	0	0	0	0	0	0	0.8750 V
0	1	0	0	0	0	0	0	0	0	0.8750 V
0	1	0	0	0	0	0	0	0	0	0.8625 V
0	1	0	0	0	0	0	0	0	0	0.8625 V
0	1	0	0	0	0	0	0	0	0	0.8500 V
0	1	0	0	0	0	0	0	0	0	0.8500 V
0	1	0	0	0	0	0	0	0	0	0.8375 V
0	1	0	0	0	0	0	0	0	0	0.8375 V
0	1	0	0	0	0	0	0	0	0	0.8250 V
0	1	0	0	0	0	0	0	0	0	0.8250 V
0	1	0	0	0	0	0	0	0	0	0.8125 V
0	1	0	0	0	0	0	0	0	0	0.8125 V
0	1	0	0	0	0	0	0	0	0	0.8000 V
0	1	0	0	0	0	0	0	0	0	0.8000 V
0	1	0	0	0	0	0	0	0	0	0.7875 V
0	1	0	0	0	0	0	0	0	0	0.7875 V
0	1	0	0	0	0	0	0	0	0	0.7750 V
0	1	0	0	0	0	0	0	0	0	0.7750 V
0	1	0	0	0	0	0	0	0	0	0.7625 V
0	1	0	0	0	0	0	0	0	0	0.7625 V
0	1	0	0	0	0	0	0	0	0	0.7500 V
0	1	0	0	0	0	0	0	0	0	0.7500 V
0	1	0	0	0	0	0	0	0	0	0.7375 V
0	1	0	0	0	0	0	0	0	0	0.7375 V
0	1	0	0	0	0	0	0	0	0	0.7250 V
0	1	0	0	0	0	0	0	0	0	0.7250 V
0	1	0	0	0	0	0	0	0	0	0.7125 V
0	1	0	0	0	0	0	0	0	0	0.7125 V
0	1	0	0	0	0	0	0	0	0	0.7000 V
0	1	0	0	0	0	0	0	0	0	0.7000 V
0	1	0	0	0	0	0	0	0	0	0.6875 V
0	1	0	0	0	0	0	0	0	0	0.6875 V
0	1	0	0	0	0	0	0	0	0	0.6750 V
0	1	0	0	0	0	0	0	0	0	0.6750 V
0	1	0	0	0	0	0	0	0	0	0.6625 V
0	1	0	0	0	0	0	0	0	0	0.6625 V
0	1	0	0	0	0	0	0	0	0	0.6500 V
0	1	0	0	0	0	0	0	0	0	0.6500 V
0	1	0	0	0	0	0	0	0	0	0.6375 V
0	1	0	0	0	0	0	0	0	0	0.6375 V
0	1	0	0	0	0	0	0	0	0	0.6250 V
0	1	0	0	0	0	0	0	0	0	0.6250 V
0	1	0	0	0	0	0	0	0	0	0.6125 V
0	1	0	0	0	0	0	0	0	0	0.6125 V
0	1	0	0	0	0	0	0	0	0	0.6000 V
0	1	0	0	0	0	0	0	0	0	0.6000 V
0	1	0	0	0	0	0	0	0	0	0.5875 V
0	1	0	0	0	0	0	0	0	0	0.5875 V
0	1	0	0	0	0	0	0	0	0	0.5750 V
0	1	0	0	0	0	0	0	0	0	0.5750 V
0	1	0	0	0	0	0	0	0	0	0.5625 V
0	1	0	0	0	0	0	0	0	0	0.5625 V
0	1	0	0	0	0	0	0	0	0	0.5500 V
0	1	0	0	0	0	0	0	0	0	0.5500 V
0	1	0	0	0	0	0	0	0	0	0.5375 V
0	1	0	0	0	0	0	0	0	0	0.5375 V
0	1	0	0	0	0	0	0	0	0	0.5250 V
0	1	0	0	0	0	0	0	0	0	0.5250 V
0	1	0	0	0	0	0	0	0	0	0.5125 V
0	1	0	0	0	0	0	0	0	0	0.5125 V
0	1	0	0	0	0	0	0	0	0	0.5000 V
0	1	0	0	0	0	0	0	0	0	0.5000 V
1	0	0	0	0	0	0	0	0	0	1.0000 V
1	0	0	0	0	0	0	0	0	0	1.0000 V
1	0	0	0	0	0	0	0	0	0	0.9875 V
1	0	0	0	0	0	0	0	0	0	0.9875 V
1	0	0	0	0	0	0	0	0	0	0.9750 V
1	0	0	0	0	0	0	0	0	0	0.9750 V
1	0	0	0	0	0	0	0	0	0	0.9625 V
1	0	0	0	0	0	0	0	0	0	0.9625 V
1	0	0	0	0	0	0	0	0	0	0.9500 V
1	0	0	0	0	0	0	0	0	0	0.9500 V
1	0	0	0	0	0	0	0	0	0	0.9375 V
1	0	0	0	0	0	0	0	0	0	0.9375 V



*Yonah Processor (2.33 GHz / 800 MHz : TBD)

ORAM	TERM1	7/2/2007	PRAHA (SRI) MAIN MEROM CPU(2/3)	SAMSUNG ELECTRONICS PART NO. BA41-00791A		
CHECK	HJ KIM	DEV. STEP				MP
APPROVAL	SJ PARK	REV				1.0
MODULE CODE	LAST EDIT					July 2, 2007 11:28:38 PM

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

Deleted 13 De-cap (Only use 19pcs out of 32)




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP	MAIN	MAIN	ELECTRONICS
APPROVAL	SJ PARK	REV	1.0	MEROM CPU(3/3)	PART NO.	BA41-00791A
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	10	OF 47


Refer To Thermal Sensor Layout Guidelines.

- Place the Thermal Sensor close to a remote diode.
- Keep traces away from high voltage (+12V bus)
- Keep traces away from fast data buses and CRT signal.
- Use recommended trace widths and spacings (10mil)
- Place a ground plane under the traces.
- Use guard traces flanking DXP and DXN and connecting to GND


Thermal Monitor





OTP (NOSTUFF)




FAN Control



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	MAIN		
APPROVAL	SJ PARK	REV	1.0	THERMAL SENSOR/FAN CNTRL	PART NO.	BA41-00791A
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	11	OF 47



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP		MAIN	ELECTRONICS
APPROVAL	SJ PARK	REV	1.0		RS600ME(1/5)	PART NO.
MODULE CODE		LAST EDIT				BA41-00791A
				July 2, 2007 11:28:38 PM	PAGE	12 OF 47



IRAW	TERM1	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN RS600ME(2/5)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0			
MODULE CODE	LAST EDIT		July 2, 2007 11:28:38 PM			

MEM1_ADQ(63:0) 17-04

MEM1_AMA(14:0) 17-04 18-C4

MEM1_ABS0 17-C4 18-C4
MEM1_ABS1 17-C4 18-C4
MEM1_ABS2 17-C4 18-C4
MEM1_ADM(7:0) 17-B4

MEM1_ADQS(7:0) 17-B4

MEM1_ADQSH(7:0) 17-A4

CLK1_AMCLK1# 17-C4

CLK1_AMCLK1 17-C4

CLK1_AMCLK2 17-C4

MEM1_ACKE0 17-C4 18-D4

MEM1_ACKE1 17-C4 18-D4

MEM1_ACS0# 17-C4 18-D4

MEM1_ACS1# 17-C4 18-D4

MEM1_AODT0 17-B4 18-D4

MEM1_AODT1 17-B4 18-D4

MEM1_AWE# 17-B4 18-C4

MEM1_ACAS# 17-C4 18-C4

MEM1_ARAS# 17-B4 18-C4

MEM1_BMA(14:0)

MEM1_BBS0

MEM1_BBS1

MEM1_BBS2

MEM1_BDM(7:0)

MEM1_BDQS(7:0)

MEM1_BDQSH(7:0)

CLK1_BMCLK1#

CLK1_BMCLK1

CLK1_BMCLK2#

CLK1_BMCLK2

MEM1_BCKE0

MEM1_BCKE1

MEM1_BCS0#

MEM1_BCS1#

MEM1_BODT0

MEM1_BODT1

MEM1_BWE#

MEM1_BCAS#

MEM1_BRAS#

MEM1_VREF


MEM1_BDQ(63:0) 17-02

A CHANNEL


U506-3
3 OF 5
RS600ME

B CHANNEL

Put the AVDD,AVDDI,AVDDQ,PLVDD
decoupling CAPS on the bottom side close to BALLS




P3.3V_NB CONTROL CIRCUIT




STRAP DEFINITIONS FOR THE RS600M


STRAP PIN	DESCRIPTION
DACHSYNC	Enable/Disable integrated graphics. 0 : Enable integrated graphics 1 : Disable integrated graphics
STRP_DATA	Debug strap configuration. This strap should not be set to "0" on production boards. 0 : Select Memory Channel A to be a debug strap 1 : Read debug straps from an external EEPROM, or disable debug mode when an EEPROM is absent.
DACVSYNC	Select configuration of the integrated graphics engine. 0 : Reserved 1 : Required setting for the RS600M
DDC_DATA	Select DDR2 or DDR3 signalling level for the memory interface. 0 : DDR3. On DDR3, it is necessary to put an isolation FET in series with the pull-up resistor on this strap to separate it from the I2C circuit during an NB reset 1 : DDR2

DATE	7/2/2007	TITLE	PRAHA (SRI)		SAMSUNG	
CHECK	HJ KIM	DEV. STEP	MP	MAIN	ELECTRONICS	
APPROVAL	SJ PARK	REV	1.0	RS600ME(4/5)	PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	15	OF 47





3709-001489



J4 Height : 9.2mm



3709-00137










DDR1 Height : 5.2mm

IRAW	TERM1	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN DDR2 - SODIMM	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0			
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM			
				PAGE	17	OF 47


SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.



Memory Topology


(Dual channel for DDR-II)



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP		MAIN	
APPROVAL	SJ PARK	REV	1.0		DDR2 - TERMINATION	
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	18	OF 47




U11-1
218S6ECLA21FG
1 / 4




USB Port 0 : Left side USB Port
USB Port 1 : Express Card
USB Port 4 : 2-in-1 Memory Card
USB Port 5 : Bluetooth I/F
USB Port 8, 9 : Rear side USB Port


U11-2
218S6ECLA21FG
2 / 4



U11-3
218S6ECLA21FG
3 / 4




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP		MAIN	
APPROVAL	SJ PARK	REV	1.0		SB600(3/4)	PART NO.
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	21	BA41-00791A
				OF	47	



d:/users/mobile62/mentor/Praha/Santa/Praha_SRI_MP10_order_070625

SB600 HAS AN INTERNAL PD FOR AC_SDOUT
SB600 HAS AN INTERNAL PU FOR RTC_CLK

REQUIRED SYSTEM STRAPS




	AC_SDOUT	RTC_CLK	PCI3_CLK4	PCI3_CLK6	PCI3_CLK0	PCI3_CLK1
STRAP HIGH	USE DEBUG STRAPS	INTERNAL RTC	USE INTERNAL PLL48	CPU I/F = K8	ROM TYPE H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	
STRAP LOW	IGNORE DEBUG STRAPS	EXRERNAL RTC (PD on X1, Apply 32KHz to RTC_CLK)	USE EXTERNAL 48MHz	CPU I/F = P4		

DEBUG STRAPS

	PCI3_AD(28)	PCI3_AD(27)	PCI3_AD(26)	PCI3_AD(25)	PCI3_AD(24)	PCI3_AD(23)
STRAP HIGH	USE LONG RESET	USE PCI PLL	USE ACPI BCLK	USE IDE PLL	USE DEFAULT PCIE STRAPS	BOOTFAILTIMER DISABLED
STRAP LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED

SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.



SPI3_CS#

SB600 prior to A21 : Pulled up to P3.3V_ALW with 1Kohm resistor.
 SB600 A21 and newer : No external pull-up resistor required.

DEBUG CARD CONN




- | | | | |
|----|---|----|---------------------------------|
| 02 | VERIFY REAL MODE | 66 | CONFIGURE ADVANCE CACHE REG. |
| 03 | DISABLE NMI | 6A | DISPLAY EXTERNAL CACHE SIZE |
| 04 | GET CPU TYPE | 6C | DISPLAY SHADOW MESSAGE |
| 06 | INIT. SYSTEM H/W | 6E | DISPLAY NON-DISPOSABLE SEGMENT |
| 08 | INIT. CHIPSET REG. | 70 | DISPLAY ERROR MESSAGE |
| 09 | SET IN POST FLAG | 72 | CHECK FOR CONFIGURATION ERROR |
| 0A | INIT CPU.REG | 74 | TEST REAL-TIME CLOCK |
| 0B | CPU CACHE ON | 76 | CHECK FOR KEYBOARD EERROR |
| 0C | INIT.CACHE TO POST | 7C | SETUP HARDWARE INTERRUPT VECTOR |
| 0E | INIT. I/O VALUE | 7E | TEST COPROCESSER IF PRESENT |
| 0F | ENABLE THE L-BUS IDE | 80 | DISABLE ON-BOARD I/O PORT |
| 10 | INIT. POWER MANAGER | 82 | DETECT AND INSTALL EXT.RS232C |
| 11 | LOAD ALTERNATE REG. | 84 | DETECT AND INSTALL EXT.PARALLEL |
| 13 | PCI BUS MASTER RESET
WITH INITIAL POST VALUE | 86 | RE-INIT. ON-BOARD I/O PORT |
| 14 | INIT. KEYBOARD CONTROLLER | 88 | INIT. BIOS DATA ROM |
| 16 | CHECK CHECKSUM | 8A | INIT.EXTENDED BIOS DATA AREA |
| 18 | 8254 TIMER INIT. | 8C | INIT. FDD CONTROLLER |
| 1A | 8237 DMA CONTROLLER INIT. | 9A | SHADOW OPTION ROMS |
| 1C | RESET INTERRUPT CONTROLLER | 9C | SETUP POWER MANAGEMENT |
| 20 | TEST DRAM REFRESH | 9E | ENABLE H/W INTERRUPT |
| 22 | TEST 8742 KEYBOARD CONTROLLER | A0 | SET TIME OF DAY |
| 24 | SET ES SEGMENT REG. TO 4GB | A4 | INIT. TYPEMATIC RATE |
| 26 | ENABLE A20 | A8 | ERASE F2 PROMPT |
| 28 | AUTO SIZING DRAM | AA | SCAN FOR F2 KEY STROKE |
| 32 | COMPUTE THE CPU SPEED | AC | ENTER SETUP |
| 34 | TESET CMOS RAM | AE | CLEAR IN POST FLAG |
| 38 | SHADOW SYSTEM BIOS ROM | B0 | CHECK FOR ERRORS |
| 3A | AUTO SIZING CACHE | B2 | POST DONE-PREPARE TO BOOT O/S |
| 3C | CONFIGURE ADVANCED CHIPSET REG. | B4 | ONE BEEP |
| 3D | LOAD ALTER REG. WITH CMOS VALUE | B6 | CHECK PASSWORD (OPTION) |
| 42 | INIT. INTERRUPT VECTOR | B7 | ACPI INIT |
| 44 | INIT. BIOS INTERRUPT | BA | DMI INIT |
| 46 | CHECK ROM COPYRIGHT NOTICE | BE | CLEAR SCREEN |
| 47 | INIT. I20 SUPPORT IF INSTALLED | C0 | TRY BOOT WITH INT19 |
| 48 | CHECK VIDEO CONFIGURE AGAINST CMOS | D0 | INTERRUPT HANDLER ERROR |
| 49 | INIT. PCI BUS AND DEVICE | D2 | UNKNOWN INTERRUPT ERROR |
| 4A | INIT. ALL VIDEO BIOS ROM | D4 | PENDING INTERRUPT ERROR |
| 4C | SHADOW VIDEO BIOS ROM | D6 | SHUTDOWN 5 |
| 50 | DISPLAY CPU TYPE AND SPEED | D8 | SHUTDOWN ERROR |
| 52 | TEST KEYBOARD | DA | EXTENDED BLOCK MOVE |
| 54 | SET KEYCLICK IF ENABLED | DC | SHUTDOWN 10 |
| 56 | ENABLE KEYBOARD | 89 | ENABLE NMI |
| 58 | TEST FOR UNEXPECTED INTERRUPTS | 90 | INIT. HDD CONTROLLER |
| 5A | DISPLAY "PRESS SETUP" | 91 | INIT. LOCAL BUS HDD CONTROLLER |
| 5C | TEST RAM BETWEEN 512K AND 640K | 92 | JUMP TO USER PATCH 2 |
| 60 | TEST EXTENDED MEMORY | 94 | DISABLE A20 ADDRESS LINE |
| 62 | TEST EXTENDED MEMORY ADDRESS LINE | 96 | CLEAR HUGE ES SEGMENT REG. |
| 64 | JUMP TO USER PATCH 1 | 98 | SEARCH FOR OPTION ROMS |

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP	MAIN	MAIN	ELECTRONICS
APPROVAL	SJ PARK	REV	1.0	SPI ROM & DEBUG PORT	PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	24	OF 47

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.






DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS PART NO. BA41-00791A
CHECK	HJ KIM	DEV. STEP	MP		LCD Connector & SPREAD SPECTRUM	
APPROVAL	SJ PARK	REV	1.0			
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	25 OF 47	




SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

CRT CONNECTOR




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP			ELECTRONICS
APPROVAL	SJ PARK	REV	1.0		CRT	PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM			PAGE 26 OF 47




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS PART NO. BA41-00791A
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0		EXPRESS CARD	
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	27 OF 47	

2 IN 1 CARD



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0	2 in 1 Socket		
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	28 OF 47	




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	MAIN		
APPROVAL	SJ PARK	REV	1.0	MINI CARD		
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM			
				PAGE	29	OF 47

SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.

1. AGND_AUD IS AUDIO GROUND
2. GND IS DIGITAL GROUND
3. AGND_MIC IS MIC GROUND
4. AGND_CHS IS CHASS GROUND



ALL TYPE IS 1608




PC BEEP




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP		MAIN	
APPROVAL	SJ PARK	REV	1.0		AUDIO CODEC	PART NO.
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM			BA41-00791A
					PAGE	30 OF 47




The trace bigger than 30mil

DRAW	TERM1	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN LIMITER & AMP		
CHECK	HJ KIM	DEV. STEP	MP				
APPROVAL	SJ PARK	REV	1.0				
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM				PAGE

MIC JACK





HEADPHONE



The traces led to Audio Jacks have the width over 10mil


DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP		MAIN	
APPROVAL	SJ PARK	REV	1.0		MIC & HEADPHONE	
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	32	OF 47




IRAW	TERM1	DATE	7/2/2007	TITLE	PRAHA (SRI) POWER HDD & ODD	
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0			
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM			
				PAGE	33	OF 47

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.






SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.

Side USB Connector




Connect left side USB GND with CPU GND

Top : 3EA Bottom : 3EA




Rear USB Connector

Need 4A Routing




MDC Connector




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	MAIN	MAIN	
APPROVAL	SJ PARK	REV	1.0	USB PORT & MDC Conn.	PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	36	OF 47


KEYBOARD




LID SWITCH




LED 0801-002195




ADAPTERIN/CHARGING LED



Bluetooth Interface Factory Option





TOUCHPAD




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP	LED & BLUETOOTH		ELECTRONICS
APPROVAL	SJ PARK	REV	1.0	TOUCHPAD & KBD & LID S/W	PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	37	OF 47

CHARGER & POWER MANAGEMENT






P1.2V & VCCP_CORE(1.05V)




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP	POWER		ELECTRONICS
APPROVAL	SJ PARK	REV	1.0	P1.2V & P1.2V-AUX & VCCP	PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	40	OF 47

DDR2 Power




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP	MAIN	BA41-00791A	ELECTRONICS
APPROVAL	SJ PARK	REV	1.0	DDR2 POWER	PART NO.	
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	41	OF 47

CPU VRM [SEMTECH]




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP		MAIN	ELECTRONICS
APPROVAL	SJ PARK	REV	1.0		CPU VRM	PART NO.
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM			BA41-00791A
					PAGE	42 OF 47


MICOM RESET




Switched Power On (P3.3V)




Switched Power On (P5V)



Switched Power On (P1.8V)




P1.2V_ALW POWER




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP	MAIN	MAIN	ELECTRONICS
APPROVAL	SJ PARK	REV	1.0	MICOM & SWITCHED POWER	PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	43	OF 47


ICT PORT




For Debugging




P1.5V POWER



To make up PCI Express 1.5V rail current margin (nostuff)




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP			ELECTRONICS
APPROVAL	SJ PARK	REV	1.0	ICT PORT		PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	44	OF 47



System

Board

Located in lower left corner of PCB



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) MAINBD POWER DRAW & MNT HOLE	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	REV	1.0	PART NO. BA41-00791A
APPROVAL	SJ PARK	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	45	OF 47
MODULE CODE	undefined					

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

Samsung
Confidential

REV1
1 O
2 O O3

PCB REVISION CONTROL (ICT)				
NO	CONNECTION	DATE(Y/Y/M/DD)	REVISION	STEP
1	N.C.			
2	1-2			
3	2-3			
4	3-1			
5	1-2-3			
6	N.C.			
7	1-2			
8	2-3			
9	3-1			
10	1-2-3			

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0	TP		
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	46	OF 47

oAC_SDOUT
oADT3_SEL
oAUD3_EAPD#
oAUD3_PCBEEP#
oAUD5_LINE_OUT_L
oAUD5_LINE_OUT_R
oAUD5_MONO_OUT
oAUD5_SPK_L+
oAUD5_SPK_L-
oAUD5_SPK_R+
oAUD5_SPK_R-
oAUT_PG
oBAT3_DETECT#
oBAT3_SMCLK#
oBAT3_SMDATA#
oCHP3_ALINK_RST#
oCHP3_AZ_AUD_BCLK
oCHP3_AZ_AUD_RST#
oCHP3_AZ_AUD_SDO
oCHP3_AZ_AUD_SYNC
oCHP3_AZ_MDC_BCLK
oCHP3_AZ_MDC_RST#
oCHP3_AZ_MDC_SDO
oCHP3_AZ_MDC_SYNC
oCHP3_AZ_SDI0
oCHP3_AZ_SDI1
oCHP3_BIOSWP#
oCHP3_DPRSPLPVR
oCHP3_NBRST#
oCHP3_SATALED#
oCHP3_SBPME#
oCHP3_SBTMRTRIP#
oCHP3_SERIRQ
oCHP3_SLPS3#
oCHP3_SLPS5#
oCHP3_SPKR
oCHP3_SUSSTAT#
oCPU1_A20M#
oCPU1_ADS#

oCPU1_BNR#
oCPU1_BPRI#
oCPU1_BREQ#
oCPU1_BSEL0
oCPU1_BSEL1
oCPU1_BSEL2
oCPU1_CPURST#
oCLK3_DBG LPC
oCLK3_ICTH4
oCLK3_NB14M
oCLK3_PCLKMICOM
oCLK3_PWRGD#
oCLK3_USB48

oCPU1_DBSY#
oCPU1_DEFR#
oCPU1_DPRSSTP#
oCPU1_DPSLP#
oCPU1_DPWR#
oCPU1_DRDY#

oCPU1_FERR#
oCPU1_HIT#
oCPU1_HITM#
oCPU1_IGNNE#
oCPU1_INIT#
oCPU1_INTR
oCPU1_NACK#
oCPU1_NMI
oCPU1_PSI#
oCPU1_PWRGDCPU

oCPU1_RS0#
oCPU1_RS1#
oCPU1_RS2#
oCPU1_SLP#
oCPU1_SMI#
oCPU1_TCK
oCPU1_TDI
oCPU1_TMRTRIP#
oCPU1_TMS
oCPU1_TRDY#
oCPU1_TRST#
oCPU1_VCCSENSE
oCPU1_VID(0)
oCPU1_VID(1)
oCPU1_VID(2)
oCPU1_VID(3)
oCPU1_VID(4)
oCPU1_VID(5)
oCPU1_VID(6)
oCPU1_VSSSENSE
oCPU2_THERM0A
oCPU2_THERM0C
oCPU3_TMRTRIP#
oCRT3_BLUE
oCRT3_DDCLK
oCRT3_DDODATA
oCRT3_GREEN
oCRT3_RED
oCRT5_HSYNC
oCRT5_VSYNC
oCTRL18_25
oCTRL12
oEXP3_CLKREQ#
oEXP3_CPPE#

oEXP3_CPUSB#
oEXP3_PERST#
oFANS_FDBACK#
oFANS_VDD
oGPIO1
oHP_OUT_L
oHP_OUT_R
oITP3_DBRESET#
oITP3_SYSRST#
oJCK_SENS_A
oJCK_SENS_HP#
oJCK_SENS_MIC#
oKBC3_18V_EN#
oKBC3_A20G
oKBC3_BKLTON
oKBC3_CAPSLED#
oKBC3_CHOEN
oKBC3_CPURST#
oKBC3_EXTSMI#
oKBC3_LED_ACTIN#
oKBC3_LED_CHARGE#
oKBC3_LED_POWER#
oKBC3_NBPRGD
oKBC3_NUMLED#
oKBC3_PWRBTN#
oKBC3_PWRON
oKBC3_SMURST#
oKBC3_RST#
oKBC3_RUNSCI#
oKBC3_SCLED#
oKBC3_SMCLK#
oKBC3_SMDATA#
oKBC3_SUSPWRON
oKBC3_THERM_SMCLK
oKBC3_THERM_SMDATA
oKBC3_VRON
oKBC3_WAKESCI#
oKBC5_KSI(0)
oKBC5_KSI(1)
oKBC5_KSI(2)
oKBC5_KSI(3)
oKBC5_KSI(4)
oKBC5_KSI(5)
oKBC5_KSI(6)
oKBC5_KSI(7)
oKBC5_KSO(0)
oKBC5_KSO(1)
oKBC5_KSO(10)
oKBC5_KSO(11)
oKBC5_KSO(12)
oKBC5_KSO(13)
oKBC5_KSO(14)
oKBC5_KSO(15)
oKBC5_KSO(2)
oKBC5_KSO(3)
oKBC5_KSO(4)
oKBC5_KSO(5)
oKBC5_KSO(6)
oKBC5_KSO(7)
oKBC5_KSO(8)
oKBC5_KSO(9)
oKBC5_TCLK
oKBC5_TDATA

oLAN3_VPDCLK
oLAN3_VPDATA
oLAN3_WAKE#

oLCD3_BKLCTRL
oLCD3_BKLTON

oLCD3_BKLTON
oLCD3_EDID_CLK
oLCD3_EDID_DATA
oLCD3_VDDEN
oLID3_SWITCH#
oLPC3_LAD(0)
oLPC3_LAD(1)
oLPC3_LAD(2)
oLPC3_LAD(3)
oLPC3_LFRAME#
oMCD3_SDCD#
oMCD3_SDCCLK
oMCD3_SDCMD0
oMCD3_SDDATA0
oMCD3_SDDATA1
oMCD3_SDDATA2
oMCD3_SDDATA3
oMCD3_SOWP

oMIC1
oMIC2
oMINIPCIE3_CLKREQ#
oMIO3_BUTTON#

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG
CHECK	HJ KIM	DEV. STEP	MP			ELECTRONICS
APPROVAL	SJ PARK	REV	1.0			PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	47	OF 47

